Abstract A modeling approach is presented that captures the dependence of the power dissipation of a combinational logic circuit on its input output signal switching activity. The resulting power macromodel, consisting of a single three dimensional table, can be used to estimate the power consumed in the circuit for any given input output signal statistics. Given a low-level typically gatelevel description of the circuit, we describe a characterization process by which such a table model can be automatically built. In contrast to other proposed techniques, this can be done for any given logic circuit without any user intervention, and applies to all possible input output signal statistics; it does not require one to construct specialized analytical equations for the power dissipation. The three dimensions of our table-based model are the average input signal probability, average input transition density, and average output zero-delay transition density. This approach has been implemented and models have been built for many benchmark circuits. Over a wide range of input signal statistics, we show that this model gives very good accuracy, with an RMS error of under about 6.
I. INTRODUCTION
With the advent of portable and high-density microelectronic devices, the power dissipation of very large scale integrated VLSI circuits is becoming a critical concern. Modern microprocessors are hot, and their power consumption can exceed 30 or 50 Watts. This fact is evident from the recent i n troduction of a 50 W 300 MHz implementation of the DEC Alpha architecture 1 . Due to limited battery life, reliability issues, and packaging cooling costs, the power consumption can be a more critical design concern y This work was supported by R o c kwell, by I n tel Corp., and by the National Science Foundation, MIP-9623237. Permission to make digital hard copy of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for pro t or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior speci c permission and or a fee." DAC 97, Anaheim, California c 1997 ACM 0-89791-920-3 97 06 ..$3.50 than speed and area in some applications. Hence, to avoid problems associated with excessive p o w er consumption, there is a need for CAD tools to help in estimating the power consumption of VLSI designs.
A n umber of CAD techniques have been proposed for gate-level power estimation see 2 for a survey. However, by the time the design has been speci ed down to the gate level, it may be too late or too expensive t o g o back and x high power problems. Hence in order to avoid costly redesign steps, power estimation tools are required that can estimate the power consumption at a high level of abstraction, such as when the circuit is represented only by Boolean equations. This would provide the designer with more exibility to explore design trade-o s early in the design process, reducing the design cost and time.
In response to this need, a number of high-level power estimation techniques have been recently proposed see 3 for a survey. Two s t yles of techniques have been proposed, which w e refer to as top-down and bottom-up. In the topdown techniques 4, 5 , a combinational circuit is speci ed only as a Boolean function, with no information on the circuit structure, number of gates nodes, etc. These methods are still in their infancy, and they currently provide estimates only of the switching activity, and not of the total power. Top-down methods would be useful when one is designing a logic block that was not previously designed, so that its internal details are unknown.
In contrast, bottom-up methods 6, 7, 10, 11 are useful when one is reusing a previously-designed logic block, so that all the internal structural details of the circuit are known. In this case, one develops a power macromodel for this block which can be used during high-level power estimation of the overall system in which this block is used, in order to estimate the power dissipation of this block without performing a more expensive gate-level power estimation on it.
The method in 6 uses the power factor approximation technique, which treats all the circuit input bits as digital white noise" and due to this assumption can give errors of up to 80 in comparison to gate-level tools. Although 7 gives more accurate result, its main disadvantage is that it treats di erent modules di erently, requiring specialized analytical expressions for the power to be provided by the user. Thus, depending upon the functionality of the module, a di erent t ype of macromodel analytical equation may h a v e to be used.
The method in 10 characterizes the power dissipation of circuits based on input transitions rather than input statistics. Since the number of possible input transitions for an n-input combinational circuit is 2 2n , they present a clustering algorithm to compress the input transitions into clusters of input transitions that have the same power values approximately. They use heuristics to implement the clustering algorithm, but it is not clear how e cient the method would be on large circuits.
In 11 , the authors present a technique to estimate switching activity and power consumption at the RTL for data path and control circuits, in the presence of glitching activity. T o construct a power macromodel, they use both analytical equations and look-up tables. The method is quite good and uses 9 or more variables in the power macromodel. Our independent w ork has shown that it is possible to construct a look-up table power macromodel with much fewer variables only 3 can be enough.
In this paper, we propose a power macromodeling approach that 1 takes into account the e ect of the circuit input switching activity and does not treat the circuit inputs as white noise, and 2 is based on a single xed macromodel template which does not depend on the type of model being analyzed. Our model is table-based. Speci cally, w e construct a three dimensional look-up table whose axes are the average input signal probability Pin, average input transition density Din and average output zero delay transition density Dout. For a logic node, the transition density is de ned as the average number of logic transitions per unit time 8 . The zero delay transition density refers to the case when the circuit gates are considered to have zero delay, so that only truly required logic transitions and no hazards or glitches are observed. From a high-level view, it is reasonable to assume that fast functional simulation will be applied to measure signal switching statistics, so that only the zero delay output density and not the general delay output density will be computed. The main advantage of our approach is that all types of circuits are treated in the same way, i.e., we d o not use di erent model equation types for di erent m o dules. As a result, the method is very easy to use, and requires no user intervention. Indeed, we will present a n automatic characterization procedure by which the macromodel can be built for a given circuit.
The paper is organized as follows. In section II we will discuss the macromodeling problem in more detail. In section III we will describe the characterization procedure for the models. In section IV we will evaluate the accuracy of the macromodels and in section V we will give some conclusions.
II. POWER MACROMODELING
What should a power macromodel look like? Which features are desirable and which are too expensive and infeasible? To begin with, it is clear that a macromodel should be simple to evaluate, otherwise there would be no advantage in using it and one might a s w ell perform the analysis at the gate level. Furthermore, it must apply over the whole range of possible input signal statistics. Finally, it should consist of a xed template, in which certain parameter values can determined by a w ell-de ned and automatic process of characterization, without user intervention. We present a macromodel that has all these properties.
Since the power depends on the circuit input switching activity, it is clear that a power macromodel should take the input activity i n to account. The question is, exactly what information about the inputs should be taken into account and included in the macromodel. When the circuit being modeled is small one or a few gates, then a simple modeling strategy is to create a table that gives the power for every possible input vector pair. In this case, there is no loss of accuracy. H o w ever, this strategy cannot be applied to large circuits. A circuit with 32 inputs will have 2 64 possible input vector pairs, which w ould be prohibitively expensive to store in a table.
This leads to a trade-o between the amount of detail that one includes about the inputs and the accuracy resulting from the model. One possibility is to consider the signal probability P xi and transition density Dxi at every input node xi, and to build a model that depends only on these two v ariables. Notice that any information about correlations between the input nodes is lost when this is done. Thus, for instance, one could consider building a table which gives the power for every given assignment o f input P xi and Dxi v alues. Even in this case, however, such a table-based model would be too expensive, because a circuit with 32 inputs would require a 64-dimensional table.
Given the above observations, we h a v e considered what aggregate compact descriptions of the P xi and Dxi v alues would be su cient to model the circuit power. For instance, one could consider building a two-dimensional table whose axes would be the average input P xi, which we will denote by Pin, and the average input Dxi, to be denoted Din. In this case, two di erent input assignments of P xi and Dxi v alues, which m a y lead to di erent power values, may h a v e the same Pin and Din averages, and the table would predict the same power for both assignments, obviously with some error. Table I for details of these circuits are reported in Table II, 19.02 The power estimator simulator used to generate this table uses a scalable-delay timing model that depends on fanout and gate output capacitance. Thus, it captures the glitching power accurately multiple transitions per cycle due to unequal delay from the inputs to an internal node. The glitching power is hard to account for in a high-level model. This is why such a high RMS error is seen for c6288, in which some internal nodes make up to 20 transitions per cycle. The errors improve considerably if the power estimates are based on a zero-delay timing model, in which the glitches are excluded, as shown in Table III . The largest RMS error is now 1 and the largest maximum error is 27.
In any case, with such a high RMS error, the total power estimation using Table II is too inaccurate. The simple 2-dimensional table approach is too simplistic. Another parameter is needed by which w e can accurately model the variation of the power due to various input P and D assignments. We h a v e found that if one more dimension is added to the table, reasonably good accuracy can be obtained. The third axis is the average output transition density o v er all the circuit output nodes, measured from a zero-delay functional simulation of the circuit, and which we will denote by Dout. The stipulation that Dout corresponds to zero-delay is not optional, but rather required for the following reason. We e n vision that during highlevel, say R TL, power estimation, one would perform an initial step of estimating the signal statistics at the visible RTL nodes from a high-level functional simulation. These zero-delay statistics would then be applied to the power macromodel in order to estimate the power. Thus, the power model will be given by: Pz = fPin; D in; D out 1 In order to study the accuracy in this 3-d approach, and to perform a direct comparison with Tables II and III, we will show the errors in the estimation for the same Pin = 0:4 and Din = 0 : 4 speci cations as before. The value of Dout will naturally be di erent in di erent runs. For each circuit, we selected the largest subset of cases that has the same value approximately and examined the errors based on the results in that subset. It is clear from Table IV -15.54 Based on the above and other data, we conclude that the 3-dimensional table approach is superior, without requiring much more computational or memory cost. When the macromodel is used, i.e., during high level power estimation, we assume that a functional RTL simulation is performed in order to measure the switching activity and signal probability a t e v ery visible RTL node. These are then averaged to get Pin, Din, and Dout, which are used to look up the power value in the table for each combinational circuit block. In the next section, we will describe an automatic procedure by which a full 3-d look-up tablebased macromodel can be built.
III. CHARACTERIZATION
We assume that the combinational circuit is embedded in a larger sequential circuit, so that its input nodes are the outputs of latches or ip-ops and that they make at most one transition per clock cycle. We assume that the sequential design is a single clock system and ignore clock s k ew, so that the combinational circuit inputs x1; x 2 ; : : : ; x nswitch simultaneously.
At this point it is helpful to give some de nitions. The signal probability P xi at an input node xi is de ned as the average fraction of clock cycles in which the nal value of xi is a logic high. The transition density Dxi a t a n input node xi is de ned as the average fraction of cycles in which the node makes a logic transition its nal value is di erent from its initial value. For brevity, in this section we will write Pi and Di to represent P xi and Dxi. Both Pi and Di are real numbers between 0 and 1.
Since the input signals xi make at most a single transition per cycle, there is a special relationship between probability and density, given by:
2 The derivation of this property is rather simple, but it depends on a number of other de nitions and facts that are not relevant to this paper, so it will not be included. Equation 2 can be rewritten as: Di 1 , 2 jPi , 0:5j 3 so that for a given P x, Dx is restricted to the shaded region shown in Fig. 1 . Table IV.   RMS AND MAXIMUM ERROR IN THE 3-DIMENSIONAL  TABLE APPROACH, Figure 1 . Relationship between density and probability for discrete-time signals. We also recall the de nitions of the average input probability, denoted Pin, and average input density, denoted Din, as follows:
where n is the number of input nodes. Din during characterization will have to satisfy the above constraints 5. We subdivide the probability and density axes between 0 and 1 into intervals of size 0.1, so that we form a 10 10 grid in the Pin; D in plane. This choice is rather an arbitrary one, which w e h a v e found works well. Only about half of these points are valid, namely those that fall inside the shaded triangle in Fig. 1 . Each v alid grid point will correspond to a column of cells in the table along the Dout axis, as shown in Fig. 2 . For each v alid grid point in the Pin; D in plane, we randomly generate a large number of P and D assignments at the circuit inputs, all of which h a v e a v erage P and D values equal to the speci c Pin and Din at this grid point, and all of which satisfy the constraint 2. We will refer to such assignments to the circuit inputs as the P vector" and the D vector". For a given pair of P and D vectors, the circuit power is computed using Monte Carlo power estimation 9 , and the value of Dout is computed as the average of the individual zero-delay density v alues at the circuit outputs, also found during the Monte Carlo analysis. The value of Dout is rounded to the nearest grid point on the Dout axis, and the power value obtained is associated with the resulting cell location Pin; D in; D out in the table. Eventually, a n umb e r o f p o w er values may be associated with a single cell in the table. At the end of the characterization, every cell is lled with the average of the power values associated with it. Some cells may have n o p o w er values associated with them, in which case their contents are left at zero. When it comes time to use the table, interpolation and extrapolation can be used to nd the power for a Pin; D in; D out combination which does not exist in the table. In the next section, we will show a n umber of results that demonstrate the accuracy of this approach o v er a wide range of input statistics, in which i n terpolation and extrapolation were used whenever required.
The above c haracterization process is straightforward, except for the generation of the P and D vectors for a given Pin and Din, which is explained below.
First, we randomly generate an input D vector such that the average of its components is equal to Din, as follows. Based on a uniform distribution between 0 and 1, we use a random number generator to make an initial guess Given the D vector, we then generate the P vector so that its components have the speci ed average value Pin, and so that 2 is satis ed. The process is similar, but slightly more involved, than the generation of the D vector given above. Based on a uniform distribution between 0 and 1, we use a random number generator to make a n initial guess P 0 i for i = 1 ; : : : ; n . The average of these P 0 i values will probably be di erent from Pin, s o w e will scale them in a special way to make their average equal to Pin and so they satisfy 2. To do this, we start by randomly choosing the values of n parameters, 1; : : : ; n , such that: Similarly, i f S P n P in, then we can nd a value 0 1 such that: 
IV. MODEL ACCURACY EVALUATION
We h a v e implemented this approach and built the power macromodels 3-dimensional look-up tables for a number of combinational circuits. In order to study the accuracy over a wide range of signal statistics, we randomly generated P and D vectors at the circuit inputs without specifying Pin and Din up-front. Since equation 5 must be enforced, any case that violated this constraint w as rejected. Approximately 200 valid P and D vector assignments were generated this way, for which the power was estimated from gate-level Monte Carlo simulation. For each vector pair, the averages Pin and Din were computed; the Monte Carlo simulation also provides accurate estimation of Dout. The power values predicted by the look-up table were compared to those from simulation, and the RMS and maximum errors were computed.
The results are summarized in Table VI . Since Pin and Din were not speci ed up-front, one should not make a direct comparison between this and Tables II V. Over a wide range of statistics, it is seen that the RMS error is very good, under about 6. The largest maximum error is at 33 for c6288, but it can be seen from the scatter plot in Fig. 3 that this and the second largest maximum error value of 31 occur only in two of about 1,600 cases, while all other cases have m uch better accuracy. An enlarged view of the lower section of that plot is given in Fig. 4 . Both these plots report the normalized power values, so that the results for all the circuits can be examined on the same plot. For completeness, the accuracy of the macromodels when zero-delay p o w er is estimated is shown in Table VII and in the scatter plot in Fig. 5 . Over a wide range of signal statistics, the RMS error is below 0.83 and the maximum error is under 13. The scatter plot also shows excellent agreement.
Finally, w e should comment on the time required to do the characterization. Since the characterization needs to be performed only once, one can a ord to spend some time on it. Nevertheless, at the time of this writing, the total time required to build the macromodel is not as small as one would like -it can take a few hours SUN Sparc ELC to build the macromodel for a circuit with a hundred or more input nodes. We are currently addressing this issue.
V. CONCLUSION
Since gate-level power estimation can be time consuming and because power estimation from a high level of abstraction is desirable so as to reduce design time and cost, we h a v e proposed a power macromodeling approach. Our macromodel consists of a 3-dimensional look-up table with axes for average input signal probability, a v erage input transition density, and average output zero-delay transition density. A n o v el and signi cant aspect of this approach is that we use the same model template for all types of combinational circuits, and no specialized analytical expressions are required. Another important fact is that this model works for all possible signal switching statistics.
We h a v e shown why i t i s a d v antageous to use a 3-d rather than 2-d table, and described an automatic procedure for building the 3-d macromodel, without the need for user intervention. Once the model for a combinational block has been built, it can be used to estimate power during high-level power estimation, based on signal statistics that are computed from a high-level functional simulation. Over a wide range of input output signal statistics, we h a v e shown that this model gives very good accuracy, with an RMS error of under about 6. Except for two out of about 1,600 cases, the largest error observed was under 20. If one ignores the glitching activity, then the RMS error becomes under 1 and the largest maximum error in all cases under 13. table and accurate power estimation, when zero-delay p o w er is estimated.
